Regviz

Freescale Semiconductor /MKL24Z4 /ADC0 /SC1A

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SC1A

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Freescale Semiconductor/MKL24Z4/ADC0/SC1A#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (00000)ADCH0 (0)AIEN 0 (0)COCO

COCO=0, ADCH=00000, AIEN=0

Description

ADC Status and Control Registers 1

Fields

ADCH

Input channel select

0 (00000): AD0 is selected as input.

1 (00001): AD1 is selected as input.

2 (00010): AD2 is selected as input.

3 (00011): AD3 is selected as input.

4 (00100): AD4 is selected as input.

5 (00101): AD5 is selected as input.

6 (00110): AD6 is selected as input.

7 (00111): AD7 is selected as input.

8 (01000): AD8 is selected as input.

9 (01001): AD9 is selected as input.

10 (01010): AD10 is selected as input.

11 (01011): AD11 is selected as input.

12 (01100): AD12 is selected as input.

13 (01101): AD13 is selected as input.

14 (01110): AD14 is selected as input.

15 (01111): AD15 is selected as input.

16 (10000): AD16 is selected as input.

17 (10001): AD17 is selected as input.

18 (10010): AD18 is selected as input.

19 (10011): AD19 is selected as input.

20 (10100): AD20 is selected as input.

21 (10101): AD21 is selected as input.

22 (10110): AD22 is selected as input.

23 (10111): AD23 is selected as input.

26 (11010): Temp Sensor (single-ended) is selected as input.

27 (11011): Bandgap (single-ended) is selected as input.

29 (11101): VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL].

30 (11110): VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL].

31 (11111): Module is disabled.
AIEN

Interrupt Enable

0 (0): Conversion complete interrupt is disabled.

1 (1): Conversion complete interrupt is enabled.
COCO

Conversion Complete Flag

0 (0): Conversion is not completed.

1 (1): Conversion is completed.

Links

()

Register License

Redistribution and use in source and binary forms, with or without modification,\nare permitted provided that the following conditions are met:\n o Redistributions of source code must retain the above copyright notice, this list\n of conditions and the following disclaimer.\n o Redistributions in binary form must reproduce the above copyright notice, this\n list of conditions and the following disclaimer in the documentation and/or\n other materials provided with the distribution.\n o Neither the name of Freescale Semiconductor, Inc. nor the names of its\n contributors may be used to endorse or promote products derived from this\n software without specific prior written permission.\n THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS “AS IS” AND\n ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED\n WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE\n DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR\n ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\n (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\n LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON\n ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\n (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\n SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data